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Abstract—Low Power is an extremely important issue for future mobile
radio systems. Channel decoders are essential building blocks of base-band
signal processing units in mobile terminal architectures. Thus low power
implementations of advanced channel decoding techniques are mandatory.
In this paper we present a low power implementation of the most sophisti-
cated channel decoding algorithm (Turbo-decoding) on programmable ar-
chitectures. Low power optimization is performed on two abstraction lev-
els: on system level by the use of an intelligent cancellation technique, on
implementation level by the use of dynamic voltage scaling. With these
techniques we can reduce the worst case energy consumption to 55% us-
ing data of state-of-the-art processors. Our approach is also applicable for
hardware implementations. To the best of our knowledge, this is the ﬁrst
in-depth study of low power implementations of Turbo-decoders based on
voltage scheduling for third generation wireless systems.
I. INTRODUCTION
Channel coding and decoding are essential components in
mobile terminal architectures. Channel coding is necessary to
correct errors which are induced by noisy channels. Forward
error correction (FEC) is a very common technique to correct
these errors as much as possible: on the transmitter side, a chan-
nel encoder adds redundancy to the data to be transmitted. This
redundancy is exploited on the receiver side by the channel de-
coder to correct the errors. A common measure for the perfor-
mance of a coding scheme is the bit-error-rate (BER) as a func-
tionofthesignal-to-noiseratio(SNR)
E
s
=
N
0. Turbo-Codes[1],
ﬁrst published in 1993, show the best forward error correction
performance known up to now. Thus Turbo-Codes became part
of the third generation wireless systems (UMTS) [2] standard
which offers high data-rate services (up to 2MBit/s) for internet
and multimedia applications. Turbo-Codes are also in discus-
sion for other wireless standards, e.g. WLAN applications.
Software implementation of the baseband functionality is
an important issue in future multistandard mobile terminal ar-
chitectures (Software Radio). Low power implementation of
Turbo-Codes on programmable architectures is therefore a rele-
vant matter.
The complexity of a Turbo-decoder is much higher than the
complexity of the encoder (see Section III-A). Thus we put em-
phasis only on the decoder. Turbo-Codes work on block level,
i.e. the data is separated into blocks (a typical block length is,
e.g., 600 symbols). On the decoder side such a block is de-
coded in an iterative procedure [1]. It can be shown that for
practical implementations a ﬁxed number of iterations is sufﬁ-
cient to obtain the desired BER at a given SNR. Thus the ma-
jority of the published implementations use a ﬁxed number of
iterations (typical values are in the range of 5 to 10). However
as the channel characteristic (e.g. SNR) in mobile systems can
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changeovertime(fading),someblockscanbedecodedwithless
iterations (better channel characteristics), whereas other blocks
cannot be decoded (worse channel characteristics), even if the
number of iterations is increased. The last case is especially
important in packet oriented network protocols like TCP/IP. In-
telligent power control mechanisms as in wideband CDMA (air
interface in UMTS [3]) try to compensate this fading, however
these techniques are imperfect and induce latency. This “dy-
namic throughput behavior” can be exploited to save power.
To achieve this, stopping criteria on system level are necessary
which stop the iteration process as soon as possible.
Assuming that such stopping criteria exist, energy can be
saved on implementation level by either shutting down the pro-
cessor orusingdynamicvoltageschedulingwhichis muchmore
energy efﬁcient. Recent developments in microprocessor tech-
nology, e.g. the Crusoe Processor from Transmeta [4], offer the
possibility to operate over a range of supply voltages and can
vary their clock speed (
f
C
L
K) and supply voltage (
V
D
D)a tr u n
time depending on actual throughput requirements (“Dynamic
Voltage Scaling”).
II. RELATED WORK
In [5], dynamic voltage scheduling (DVS) is referred to as
“the most revolutionary low power technique to date” and is su-
periorto aprocessorpower-downmodeduetothe squaredepen-
dency of the supply voltage on the energy. Since variable volt-
age processors like the Transmeta processor enter mainstream
technology, this technique will become more and more impor-
tant. Recent results on the theory and technical viability of DVS
have been published in [6], [7], [8], [9]. DVS can only be bene-
ﬁcial if the maximum CPU speed is needed just in a fraction of
time. Thus, a ﬁxed iteration implementation of a Turbo-decoder
processing at maximum speed can not beneﬁt from DVS.
In the case that the channel charactistics improve temporar-
ily compared to the working point, the iterations can be stopped
as soon as the overall quality of the decoded bits is sufﬁcient.
Techniques presented in [10], [11] can be used to derive such
a criterion. However, the most efﬁcient technique is the use
of cyclic redundancy codes (CRC) [12]. This requires that the
data frames are protected by a CRC-check. Depending on the
CRC-check result, the iteration can be stopped or has to be con-
tinued. CRC-checks are common techniques used in standards
like UMTS [2]. The computational complexity of this check is
very low.
The reverse case, i.e. temporarily worse channel character-
istics compared to the working point, is more complex to treat.
It can be shown that in such cases (under realistic wireless sce-
narios) the required BER cannot be maintained even with the
maximum number of iterations. To the best of our knowledgeINT
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Fig. 1. Turbo-Code Encoder
a stop criterion for this case has not been addressed by current
literature. Simply using an estimated channelSNR as a criterion
is too coarse and may trash too many decodable blocks.
Only one approach in literature applies DVS to Turbo-Codes
[13]. CRC-protectionis addedtoeachdataframeandis checked
after every iteration. An ASAP (as-slow-as-possible) and an
SNR-assisted DVS-heuristic is presented which adjusts the de-
coding speed and supply voltage. However this paper lacks
several issues: only temporarily improved channel characteris-
tics are considered. Thus a lot of optimization potential is lost.
The DVS heuristic is based on SNR estimates, but SNR estima-
tion in the context of Turbo-codes is unnecessary [14]. The pa-
per lackssimulationsof realistic wireless environmentscenarios
and power models.
III. NEW APPROACH
We consider packet oriented network protocols such as
TCP/IP. In these protocols, the number of bit errors per data
frame is of no interest. Faulty frames will be discarded and
must be sent again. Thus we consider in the following frame-
error-rates (FER) instead of BER. In this paper we present for
the ﬁrst time an in-depth study of low power implementations
of Turbo-decoders based on voltage scheduling for third gener-
ation wireless systems [2] on processors which can operate with
variable supply voltages. In detail it contributesto the following
new issues:
￿ We present a new approach for early stopping the iterations
over the full SNR range for AWGN and Rayleigh fading chan-
nels.
￿ A new robust voltage scheduling algorithm is introduced
which adjusts the supply voltage and frequency.
￿ The power model used to evaluate the beneﬁt of our approach
is based on commercially available state-of-the-art processor
data sheets.
￿ We have validated our approach by extensive simulations
based on realistic wireless scenarios of UMTS and demonstrate
that the worst case energy consumption can be reduced to 55%
comparedtoatraditionalapproachwithaﬁxediterationscheme.
Our approach is not limited to software implementations, it
can be also used for accelerator hardware.
A. Turbo-Decoder Model
We refer to Turbo-Codes as presented in [1]. The assumed
Turbo-decoder system model (see Fig.2) comprises two max-
imum a posteriori (MAP) decoders (MAP1, MAP2), an inter-
leaver (INT), and two deinterleavers (DE). These are the build-
ing blocks of the iterative Turbo-decoding process. Details of
the Turbo-decoder system model and the MAP algorithm are
given in [15] and [16].
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Fig. 2. Turbo-decoder
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Fig. 3. Mean of LLRs for decodable and undecodable frames at SNR= -2.00 dB
If not otherwise stated, an AWGN channel model is ap-
plied. All investigations are based on the following Turbo-
Encoder/Decoder details: constraint-length
K
=
4, generator
polynoms 15/13, frame length
N
=
6
0
0, code rate
R
=
1
=
2,
3GPP interleaver, no tailing scheme, Log-MAP decoders, a
maximum of 5 iterations, and a quantization model of 9 bit total
and 4 bit fractional part.
B. Cancellation Algorithm
The Turbo-decoder calculates the logarithmic likelihood ra-
tios (LLRs)
￿
2
(
d
k
) as soft-outputs at the end of each iteration.
The signs of these numbers indicate the respective 0/1-decision.
The absolute values are measures of the conﬁdence in the re-
spective 0/1-decision. Our Turbo-Codemodel uses saturation to
restrict the bit-width during calculation. As a result, all LLRs
lie in the range between -16 and 16. Thereforean absolute value
of 16 indicates the highest conﬁdence in the decoded bit. Fur-
thermore, we can calculate the mean
￿
~
￿
2 of the absolute values
of the LLRs as a measure of conﬁdence in the decoding of the
entire frame.
Our investigations show that the mean value
￿
~
￿
2 increases
from iteration to iteration, saturating as it approaches the maxi-
mum value of 16. Moreover, the mean value
￿
~
￿
2 after the ﬁrst
iteration is higher for higher channel qualities.
If we compare
￿
~
￿
2 of decodable and undecodable data
frames, the increment from iteration to iteration is quite dif-
ferent (see Fig.3). The mean of a undecodable data frame is
well beneath the mean of a decodable frame. The slope is much
lower for undecodableframes as well. As the difference is quite
remarkable, this behavior may serve as a stop criterion for un-
decodable data frames. We optimized the bounds for the mean
value
￿
~
￿
2 throughsimulation anddevelopedan “intelligentcan-
cellation” algorithm to detect the undecodable data frames as
earlyaspossible(Algorithm1). Thestandarddeviation
￿
~
￿
2 may
also serve as a stop criterion, but the mean is preffered, becauseAlgorithm 1 Intelligent Cancellation Algorithm
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Fig. 4. Normalized number of iterations of stop-criteria
it is easier to calculate, it is preferred. Recently our approach
was conﬁrmed theoretically by [17].
Fig.4 shows the results of our cancellation method. The nor-
malized number of iterations is compared to a CRC-controlled
scheme. Our method reduces the number of iterations over the
complete SNR range. The algorithms implies some degradation
in the FER. However, this is negligible: smaller than 1.5% at
-2.25 dB (worst case).
We proved our method to be applicable for Rayleigh fading
channels, too (data not shown for space limitation).
C. Dynamic Voltage Scheduling Algorithm
For the terminology of dynamic voltage scaling we refer to
[18]. The following systems assumptions are made:
All iterations are processed on a single variable supply volt-
age processor, that can vary its clock speed (
f
C
L
K) and supply
voltage (
V
D
D) at run time. This is a fair assumption since vari-
able supply voltage processors now enter mainstream technol-
ogy, e.g. the Crusoe processor from Transmeta [4].
Energyconsumptionof the processor duringidle cyclesis ne-
glected since DVS reduces the idle time by slowing down the
clock speed (remaining idle cycles are a minority).
The system must provide the next data frame before comple-
tion of the last frame. Turbo-decoding iteration is processed in
a constant number of clock cycles, which is a fair assumption,
since the (Log-)MAP algorithm shows no data dependent run-
time, and the number of clock cycle per iteration only depends
on the frame length. The switching activity per iteration is con-
stant over all data frames.
Let
T be the frame periods, i.e. the time between the arrival
of successive frames, and
L be the latency requirement in terms
of frame period (DVS requires
L
>
1). We assume that for a
targeted system throughput the processor is able to process the
maximum number of iterations at its peak performance within
the frame period
T.
To simplify the DVS algorithm,we considerﬁve discrete iter-
ation delays:
1
5
T,
2
5
T,
3
5
T,
4
5
T,a n d
T. An iteration delay of
1
5
T
is equivalentto the maximumspeed of 5 iterationsper frame pe-
riod (common value for a ﬁxed iteration scheme). In our model
these iteration delays correspond to the multiples 1,
1
2,
1
3,
1
4 and
1
5 of the maximum clock frequency
f
m
a
x.
TheDVS-heuristicpresentedin [13]hasonemajordrawback:
an estimation of the current SNR is required to predict the num-
ber of iterations. In a realistic environment, this information
may be inaccurate, is varying quickly, or is not available at all.
Thus it is not a robust algorithm. Our algorithm adjusts the
processor supply voltage and clock frequency for iteration j of
frame i on the basis of the remaining decoding time satisfying
the latency requirement
Æ and the average number of iterations
of the last three data frames (Algorithm2). At ﬁrst an estimated
number of iterations
I
s is calculated. An offset is added to the
average of iterations, as a more pessimistic assumption will re-
sult in a better energy consumption. The speed is chosen to
average the workload during the estimated number of iterations,
taking in regard that all remaining iterations are processed at
maximum CPU speed. In our normalized energy models a min-
imum CPU speed of
1
3
f
m
a
x is required (i.e.
3
5
T iteration delay)
as the targeted processors are not speciﬁed to operate below a
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NORMALIZED ENERGY MODEL OF STARCORE SC140 DSP
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Delay [MHz] [V] [mW] [nJ] [%]
1
5
T 300 1.50 198.00 0.660 100.0
2
5
T 150 1.00 44.00 0.293 44.4
3
5
T 100 0.83 20.37 0.204 30.9
4
5
T 75 0.75 12.38 0.165 25.0
T 60 0.70 8.62 0.144 21.8
minimum clock frequency and supply voltage. The normalized
energyofeachiterationdependsontheschedulediterationdelay
and the targeted processor (see Tab.I). Note that DVS reduces
energy without further degradation of the FER.
D. Processor Models
Different state-of-the-art processor models are considered to
quantify the advantage of our new DVS algorithm in com-
bination with our cancellation critierion. The following pro-
cessors were investigated: StarCore SC140 (Motorola/Lucent
Technologies [19]) and Crusoe processor (Transmeta [4]).
The Crusoe processor is a VLIW general-purpose micropro-
cessor optimized for low power applications. It is reported to
operateovera completerangeofsupplyvoltages,from200MHz
(1.1V) to 700MHz (1.65V). The clock frequency vs. supply
voltage curve is nearly a linear function of the supply voltage.
The StarCore SC140 is a state-of-the-art VLIW low power
digital signal processor for advanced communications systems.
The StarCore SC140 operates at 300MHz (1.5V) and 120MHz
(0.9V). A continuous range of supply voltages and clock fre-
quencies is not reported by now. We assume a linear clock fre-
quency vs. supply voltage curve between the two speciﬁed op-
eration modes. The StarCore is not speciﬁed to operate below
120MHz (0.9V).
The iteration delays
4
5
T and
T are theoretical vaules and
not considered by the DVS algorithms. The normalized energy
models of the StarCore are presented in Tab.I (unselectable it-
eration delays are separated).
IV. RESULTS
Fig.5 shows the VS-algorithm results for
5
0
;
0
0
0 frames, tar-
geted at the StarCore SC140. Obviously the DVS algorithm
ampliﬁes the intelligent cancellation method over the complete
SNR range, whereas a pure CRC-based DVS algorithm fails to
reduce the normalized energy for low SNR.
The StarCore SC140 has the best
(
V
D
D
m
i
n
)
2
(
V
D
D
m
a
x
)
2 and has therefore
been chosen as the target processor. For the Crusoe the VS-gain
is degraded by about 5%.
V. CONCLUSIONS AND FUTURE WORK
In mobile radio systems, channel characteristics can change
quickly. An early cancellation of undecodabledata frames com-
binedwith aCRC-controlledstoppingoftheTurbo-decoderiter-
ations can signiﬁcantly reduce the number of required iterations
over the complete SNR range. The idle time is exploited by
DVS reducing the worst case power consumption to 55%.
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Fig. 5. Normalized energy consumption of Turbo-decoding
Our future work will concentrate on the following issues: re-
ﬁnement of our models and consideration of multi-processor or
multi-core environments.
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